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T
he International Technology Roadmap for Wide-Bandgap Power Semi-
conductors (ITRW) has four distinct technical working groups, each 
providing its own perspective on the technology and industrial driv-
ers for the adoption of wide-bandgap (WBG) power semiconductors 
in power electronics. This article summarizes the progress toward an 
initial roadmap for the packaging and integration working group of the ITRW.
Background
New approaches to packaging and integration will be needed to unlock the full poten-
tial of wide-bandgap devices. Compared to silicon power device technology, the signifi-
cantly increased switching speeds of the wide-bandgap devices allow for much higher 
switching frequencies, leading, e.g., to smaller passive component requirements, more 
power-dense converters, and a reduced bill of materials (BoM). However, such desir-
able features can only be achieved if circuit parasitics and the associated electromag-
netic interference (EMI) can be reduced to unprecedentedly low levels. This demands 
radically new approaches to integration, moving from assemblies of discrete compo-
nents, each designed and packaged separately, to fully integrated assemblies compris-
ing power devices, gate drives, filters, sensing, and control functions.
The progression to integrated functional blocks will occur over differing times-
cales according to the power level and application. Many low-power (fewer than a few 
hundred watts) dc-dc converters are already fabricated as single-package, integrated 
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assemblies. The norm for higher power levels (greater than 
a few kilowatts) typically combines surface-mount compo-
nents on a multilayer printed circuit board (PCB) with larger 
discrete passive components and power semiconductor 
modules. The desire for higher switching speeds will drive 
the move to smaller commutation cells, favoring increased 
use of smaller, surface-mount components, embedded 
component technologies, and three-dimensional (3-D) 
stacked structures.
Consequently, it is likely that higher-power convert-
ers will be realized as several lower-power modular 
blocks, combined in parallel or in a series, so that the 
benefits of higher-frequency switching can be main-
tained. The upper power limit for such techniques is 
likely to increase once a modular approach to the design 
and manufacture of these converters becomes estab-
lished across the industry.
Focus and Scope
The primary technology focus of the packaging and integra-
tion working group is high-speed switching, identifying the 
materials, design, and manufacturing approaches that will 
support the thermal, electromagnetic, and through-life man-
agement of power electronic converters at power levels 
from hundreds of watts to hundreds of kilowatts and 
beyond. A secondary focus is on technologies that enable 
the operation at higher temperatures and other harsh envi-
ronments. The roadmap targets technological developments 
within three distinct terms: short (within five years), 
medium (within five to 15 years), and long term (commer-
cial realization at 15 years and more).
Top-Level Drivers
The top-level drivers for power electronics that apply to 
packaging and integration include:
■■ reduced costs [BoM, manufacturing, operation and main-
tenance (O&M), recycling]
■■ increased efficiency (reduced losses through life)
■■ increased power density (reduced volume, reduced mass)
■■ ease of use (plug and go, modular solutions, higher voltage, 
higher current, load/source integration, simple maintenance)
■■ environmental tolerance (higher temperature, extreme 
temperature range, vibration and shock, radiation that 
is hard)
■■ reliability and robustness (longer application lifetimes, 
longer time between maintenance, fewer early failures, 
ability to survive fault events).
Technical Drivers
The overarching challenge for the packaging and integra-
tion working group is to develop cost-effective solutions 
that can unlock the full potential of WBG semiconductors. 
Specific technology drivers for packaging and the modules 
that contribute to the realization of the top-level drivers 
include:
■■■higher levels of structural and functional integration
■■■improved electrical and magnetic performance
■■■greater reliability and robustness
■■  extended operating range (voltage, current, temperature, 
and frequency)
■■ improved thermal performance.
Table 1 summarizes the primary influences of the pack-
aging and modules technology drivers on the top-level 
Table 1. A summary of the primary influences of the packaging and modules technology  
drivers on the top-level drivers and their target metrics.
Power Electronics 
High-Level Drivers High-Level Targets
Packaging and Integration Technology Drivers
Higher Levels 
of Structural 
and Functional 
Integration
Improved 
Electrical and 
Magnetic  
Performance
Improved  
Reliability and 
Robustness
Extended  
Operating 
Range  
(V, I, T, f)
Improved 
Thermal  
Performance
Cost Reduced BoM low-cost 
manufacturing; easier re-
cycling; reduced O&M cost; 
reduced recycling cost
+ 0− + + +0−
Efficiency Lower through-life energy 
losses
0 + 0 0− +
Power Density Smaller and lighter + +0− 0− + +
Ease of Use Plug and go; simplified 
thermal management; 
modular and recon-
figurable; minimized EMI; 
load/source integration
+ + + + +
Environmental 
 Tolerance
Higher temperature; 
extreme vibration  
and shock
+0 0 + + +0
V: voltage; I: current; T: temperature; f: frequency.
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drivers and their target metrics. For 
example, a top-level driver “cost” is 
influenced positively (+) by “higher 
levels of structural and functional 
integration” (reduced BoM and low-
cost assembly), “improved reliabil-
ity and robustness” ( lower O&M 
costs and reduced recycling), and 
“higher temperature operation” (re-
duced BoM). Conversely, the need 
for “ improved electromagnet ic 
management” and “improved ther-
mal management” may be cost neu-
tral (0) or add (−) to the BoM, assembly costs, and so on.
Relationship to Other Roadmaps:  
IEEE Electronic Packaging Society  
Heterogeneous Integration Roadmap
The Electronic Packaging Society (EPS) Heterogeneous 
Integration Roadmap (HIR) covers a wide range of elec-
tronic applications, including integrated power electronics 
(IPE), as part of the system-in-package (SiP) solutions. IPE 
looks specifically at approaches that are mapping technolo-
gies for integrating power around the periphery or directly 
embedding power within a component, which is a single 
package among other components within an SiP module, 
e.g., a radio-frequency communications component, a graph-
ics-processor component, or a photonic information proces-
sor. The HIR does not focus on discrete power electronics or 
stand-alone power conversion modules, whether outside or 
inside the SiP module.
To maximize the efficiency and effectiveness of both 
roadmaps, the ITRW will work in cooperation with the HIR 
team by sharing knowledge and the experience of power 
electronic packaging and integration. This will be facilitated 
by cross-representation within relevant groups of the ITRW 
and HIR. For more details regarding HIR, see https://eps.ieee 
.org/technology/heterogeneous-integration-roadmap.html.
Plan and Expected Outcome 
What will the impact be of such a roadmap, what is included 
and excluded, and would there be a draft template? The road-
map for this working group has been divided into two main 
sections: 1) supporting technologies and 2) packages. The 
supporting technologies include interconnects and vias, die 
attach and mount-down, substrates, encapsulation, baseplate 
and thermal management, housing and termination, metalli-
zation, passive components and sensors, simulation and vir-
tual prototyping, and testing and qualification. The package 
types have been divided into three broad classes: 1) discrete 
or single functional switches, including through-hole, surface 
mount, and chip direct packages; 2) modules, including con-
ventional monoplanar, hermetic power hybrid, press-pack, 
and conventional multiplanar; and 3) integrated power mod-
ules, including substrate-assembled and additive-embedded 
variants. The draft roadmaps for the supporting technolo-
gies and the various package types are 
shown in Figures 1 and 2, respectively.
Each technology bar shows the 
period of mass-market exploitation 
with chevrons, indicating a degree of 
uncertainty; one chevron indicates 
some uncertainty around the timing 
of mass-market adoption or phaseout, 
while two chevrons indicate consider-
able uncertainty around the timing of 
mass-market adoption or phaseout. 
The relevance of each technology 
bar to the packaging and integration 
technology drivers are shown using color-coded bars (see 
Figure 3). Each bar has a color-coded key indicating the 
strength of the impact on each driver, with five separate col-
umns labeled as follows:
1)  SFI: higher levels of structural and functional integration
2)  EMP: improved electrical and magnetic performance
3)  RR: improved reliability and robustness (voltage, cur-
rent, temperature, and frequency) 
4)  EOR: extended operating range
5)  TP: improved thermal performance.
Packaging for WBG Power Electronics
Case Study 1: Integrated Switching Cells for  
Modular WBG Conversion
The fast-switching speeds and low specific conduction 
losses of WBG semiconductors allow for the realization of 
high-frequency, high-power density switching converters 
with dramatically reduced passive component require-
ments compared to silicon technology. However, careful 
attention must be paid to switching cell design to mitigate 
the effects of circuit parasitics and fast voltage transitions, 
which would otherwise limit the attainable switching speed 
and lead to increased levels of EMI. A modular, power-cell 
solution is proposed in [1], which allows for the creation of 
any two-level topology converter. The cell structure 
enables fast switching of WBG semiconductor devices 
while allowing high-power converters to be fabricated 
using multiple smaller commutation cells. Using a single-
ceramic substrate to act as the thermal path, close integra-
tion of semiconductor dies, decoupling capacitors, gate 
drives, and output filters allows for a dramatic increase in 
power density without compromising converter perfor-
mance (Figure 4).
Case Study 2: High-Voltage Packages  
for Silicon Carbide MOSFETs
High-voltage silicon carbide (SiC) devices offer an attrac-
tive combination of fast switching and low losses. This 
gives application users unprecedented levels of flexibility 
in choosing the topology and control strategy for 
medium- and high-voltage power conversion. However, 
the realization of power modules that are optimized for 
This article summariz-
es the progress toward 
an initial roadmap for 
the packaging and 
integration working 
group of the ITRW.
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the high-electric fields while maintaining compact com-
mutation loops and effective thermal management pres-
ents significant challenges including: 1) the mitigation of 
high-electric fields in the substrates, interconnects, and 
leadout connections; 2) the suppression of switching 
voltage overshoot and common-mode interference; and 
3) the high-performance thermal management. The assem-
bled module described in [2] incorporates stacked sub-
strates with vias to mitigate internal electric fields and 
allows for the realization of vertical-commutation loops 
(Figure 5). Embedded decoupling capacitors and an inter-
layer screen help to suppress voltage overshoot and heat-
sink-coupled common-mode interference. Finally, the 
application of a direct-substrate liquid impingement 
cooler permits exceptional thermal performance within a 
small physical envelope.
Case Study 3: SiC Power Electronics  
for Traction Applications
Because of numerous emerging challenges that are differ-
ent from those in the automotive industry, a sustained ef-
fort is required to realize the aggressive targets of heavy 
equipment electrification, e.g., heavy-duty and off-road 
vehicles. Heavy equipment manufacturers are increasing-
ly investing in a new generation of power electronics tech-
nology to fulfill high-performance and reliability targets 
under harsh environments while reducing fuel consump-
tion and maintaining cost competitiveness. In a recent 
work led by the University of Arkansas [3], a holistic 
Low High
FIG 3 The relevance to technology-driver color coding.
Stacked DBA
Substrate SiC MOSFET
Integrated
Cooler
InletOutlet Jet Impingement
Cells
(a) (b)
FIG 5 (a) A cross section through the module and cooler, showing stacked substrates, interconnected posts, and termination pins. 
(b) The physical realization of the prototype 10-kV SiC MOSFET module [2].
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FIG 4 (a) A modular three-phase inverter based on half-bridge switching cells incorporating gate drives, sensors, low-level controls, and 
input/output filters [1]. (b) The output V and I waveforms with a resistive load, demonstrating low levels of switching noise and ripple.
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power electronics design approach 
is proposed to achieve 25 kW/L 
at 98% peak efficiency for a com-
pact 250-kW three-level T-type trac-
tion inverter. This traction inverter 
is designed using the best-in-class 
SiC power modules, novel gate 
drivers, and, most importantly, a 
multiobjective optimization ap-
proach. This will trade the volumet-
ric power density (kW/L) against 
the SiC device types (650, 900, and 
1,200 V), the dc-bus voltage, the 
switching frequencies, the size of 
the passives, and the subsequent fil-
tering requirements.
Taking a modular approach 
to developing these power electronics modules leads 
to the use of power modules or building blocks. The 
power electronics building block (PEBB) developed by 
the University of Arkansas features a switching power 
device with associated gate drivers, dc-link capacitors, 
and an interconnection bus bar, as shown in Figure 6. 
A hybrid switch, which includes a silicon (Si) IGBT and 
MOSFET in parallel, forms the switching power device 
in the PEBB. A low-inductive multilayer laminated bus 
bar was designed to have symmetrical current commuta-
tion loops. A major contribution is that this was achieved 
while using no three-level T-type power module. A loop 
inductance of 29 nH was achieved, which is lower than 
the existing state-of-the-art three-
level designs in the existing litera-
ture. The fabricated prototype PEBB 
achieves a specific power density of 
27.7 kW/kg and a volumetric power 
density of 308.61 W/in3. Single -
phase operation of the PEBB has 
been demonstrated at the switch-
ing frequency of 28 kHz. This hybrid 
switch concept can provide ben-
efits of high-switching speed and 
low-switching loss from the SiC 
MOSFET while also providing high-
current handling capability from the 
large IGBT. The overall cost of this 
WBG Si-hybrid approach is economic 
comparing to all SiC solutions while 
it is offering advanced switching characteristics over 
Si IGBTs.
Summary
This article, which discusses the packaging and integration 
roadmap of WBG power electronics, was written by the 
packaging and integration working group of the ITRW to 
stimulate discourse in the stakeholder group. The member-
ship of the packaging and integration working group will be 
reviewed to ensure that all relevant stakeholder groups are 
represented by global leaders in their respective fields. 
The working group is continuously reviewing the 
proposed taxonomy, paying attention to the top-level 
dc Film Capacitor Bank
Gate Driver for
Clamping Leg
Switch
Clamping Leg
Switch
Coldplate/HeatsinkInterconnection Tabs
for Clamping Leg Switch
Gate Driver
for the
Half-Bridge
Power Module
Multilayer Busbar
SiC MOSFET
Power Module
Si IGBT Power Module
FIG 6 A 100-kW three-level T-type single-phase PEBB [3].
The upper power limit 
for such techniques is 
likely to increase once 
a modular approach 
to the design and 
manufacture of these 
converters becomes 
established across the 
industry.
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technology drivers as well as and the 
package types and supporting technol-
ogies to confirm that the adopted tax-
onomy is appropriate and complete. A 
key task for the working group will be 
to identify the research, development, 
and industrialization activities needed 
to support the roadmap priorities on a 
short (0–5 years), medium (5–15 years), 
and long-term (15–30 years) horizon. 
The broad categories defined by the working group are:
■■ curiosity-inspired research ten or more years out from 
mass-market exploitation
■■ industry-led development five to ten years out from mass-
market exploitation
■■ industrialization initiatives zero to five years out from 
mass-market exploitation.
The realization of roadmap priorities will generally require 
all three stages in succession.
A key challenge for the practical realization of WBG 
devices in power electronics applications will be effective 
packaging that addresses the challenges of high-speed 
operations and thermal management for extreme and haz-
ardous environments. As can be seen in the state-of-the-art 
examples presented in this article, solid progress has been 
made, but there is much work to be done in packaging for 
WBG devices over the longer term.
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